


**Revision : 4.11**

PAGE	TITLE
01	COVER SHEET
02	BOM & PCB MODIFY HISTORY
03	BLOCK DIAGRAM
04	CPU HYPER TRANSPORT
05	CPU DDRII MEMORY
06	CPU CONTROL
07	CPU POWER & GND
08	DDRII CHANNEL A0,B0
09	DDRII TERMINATOR
10	RS740 HT-LINK I/F
11	RS740 PCIE I/F
12	RS740 SYSTEM I/F
13	RS740 STRAP
14	RS740 POWER & GND
15	RTM880T-792
16	ATI SB710 PCIE/PCI/CPU/LPC
17	ATI SB710 ACPI/USB/GPIO/AUDIO
18	ATI SB710 SATA/SPI/IDE/HWM
19	ATI SB710 POWER & GND
20	PCI EXPRESS x16 ,x1
21	PCI SLOT 1, 2
22	REALTK RTL8111D/8103E
23	IDE ,FDD ,HDMI ,DVI Connector
24	RGB, COM, F_USB
25	ALC888B

[illegible]

			
Title			
COVER SHEET			
Size	Document Number		Rev
Custom	GA-MA74GM-S2H		4.11
Date:	Friday, April 09, 2010	Sheet	1 of 33



**Model Name:GA-MA74GM-S2H**

### Component value change history

Version:4.11

**P-Code: U97118-0**

[illegible]

### Circuit or PCB layout change for next version

[illegible]

Title	<b>BOM &amp; PCB HISTORY</b>
-------	------------------------------


Size	Document Number
Custom	<b>GA-MA74GM-S2H</b>

Rev	4.11
-----	------

Date: Friday, April 09, 2010 Sheet 2 of 33



# RS740 CUSTOMER DESKTOP REFERENCE DESIGN






L0\_CADIN\_L[0..15] <L0\_CADIN\_L[0..15] 10


L0\_CADIN\_H[0..15] <L0\_CADIN\_H[0..15] 10

L0\_CADOUT\_L[0..15] <L0\_CADOUT\_L[0..15] 10

L0\_CADOUT\_H[0..15] <L0\_CADOUT\_H[0..15] 10



CPU\_SK940AM2S/GF



CPU\_VDD\_RUN = VCORE

CPU\_VDDA\_RUN = VDDA25

VLDT\_RUN = VCC12\_HT

CPU\_VDDIO\_SUS = DDR18V

CPU\_VTT\_SUS = DDRVTT

VLDT\_A = VCC12\_HT

VLDT\_B = HT12B

GIGABYTE


Title CPU HYPER TRANSPORT

Size Custom Document Number GA-MA74GM-S2H



Rev 4.11

Date: Friday, April 09, 2010 Sheet 4 of 33











**LAYOUT:** Route trace 50 mils wide and 500 to 750 mils long between these caps.













VLDT\_RUN\_B is connected to the VLDT\_RUN power supply through the package or on the die. It is only connected on the board to decoupling near the CPU package.



















EXP\_A\_RXP[0..15] >>> EXP\_A\_RXP[0..15] 20 EXP\_A\_TXP[0..15] >>> EXP\_A\_TXP[0..15] 20  
EXP\_A\_RXN[0..15] >>> EXP\_A\_RXN[0..15] 20 EXP\_A\_TXN[0..15] >>> EXP\_A\_TXN[0..15] 20



GIGABYTE™


Title RS740 PCIE I/F

Size Document Number GA-MA74GM-S2H


Date: Friday, April 09, 2010 Sheet 11 of 33

Rev 4.11









## RS740/RX780/RS780 STRAPS

Note: for RS780, change R232 to 150R as AUX\_CAL,  
place close to pin C8

12 RS740\_DFT\_GPIO0 >> R272 150/4/1X  
RS740 non-stuff

Note: for RX780, R217 (RX780\_DFT\_GPIO1) to 3K accordingly

12,24 DAC\_VSYNC << RS780 Stuff R276 3K/4/1X  
12 RS740\_DFT\_GPIO5 >> R280 3K/4/1  
RS740 Stuff

Note: for RX780, change following  
pull-down resistor to 3K accordingly  
R912 (RX780\_DFT\_GPIO5)

Note: for RX780, change following  
pull-down resistor to 3K accordingly  
R913 (RX780\_DFT\_GPIO4)  
R218 (RX780\_DFT\_GPIO3)  
R911 (RX780\_DFT\_GPIO2)

12 RS740\_DFT\_GPIO0 >> RS740 Stuff R288 3K/4/1  
12,24 DAC\_HSYNC << R285 3K/4/1X  
RS780 Stuff

Note: for RX780, change following  
pull-down resistor to 3K accordingly  
R219 (RX780\_DFT\_GPIO0)

## RS740/RX780/RS780: LOAD\_EEPROM\_STRAPS

Selects Loading of STRAPS from EPROM

1 : Bypass the loading of EEPROM straps and use Hardware Default Values  
0 : I2C Master can load strap values from EEPROM if connected, or use  
default values if not connected

RS740: pin DFT\_GPIO1

RX780: pin DFT\_GPIO1

RS780: pin SUS\_STAT#

## RS740/RX780/RS780: STRAP\_DEBUG\_BUS\_GPIO\_ENABLE

Enables the Test Debug Bus using GPIO and/or memory IO

1 : Disable (RS740/RS780); Enable (RX780)

0 : Enable (RS740/RS780); Disable (RX780)

RS740: pin DFT\_GPIO5

RX780: pin DFT\_GPIO5

RS780: pin VSYNC

## RS740: STRAP\_PCIE\_SB/GPP\_CFG[2:0] (Pins: RS740\_DFT\_GPIO[4:2])

These pin straps are used to configure PCI-E GPP mode.

111: register defined (register default to Config E) default

110: 4-0-0-0-0 Config A

101: 4-4-0-0-0 Config B

100: 4-2-2-0-0 Config C

011: 4-2-1-1-0 Config D

010: 4-1-1-1-1 Config E

others: register defined (default to Config E)

## RX780: STRAP\_PCIE\_GPP\_CFG[2:0] (Pins: RX780\_DFT\_GPIO[4:2])

111: 1-1-1-1-1-1 Mode L default

110: 1-1-1-1-1-1 Mode L

101: 2-0-2-0-2-0 Mode C2

100: 2-0-2-0-1-1 Mode K

011: 2-0-1-1-1-1 Mode E

010: 1-1-1-1-1-1 Mode L

001: 4-0-0-0-1-1 Mode C

000: 4-0-0-0-2-0 Mode B

## RS780: STRAP\_PCIE\_GPP\_CFG[2:0]

(configure thru register setting)

1-1-1-1-1-1 Mode L default

1-1-1-1-1-1 Mode L

2-0-2-0-2-0 Mode C2

2-0-2-0-1-1 Mode K

2-0-1-1-1-1 Mode E

1-1-1-1-1-1 Mode L

4-0-0-0-1-1 Mode C

4-0-0-0-2-0 Mode B

## RS740/RX780/RS780: SIDE-PORT MEMORY ENABLE

Enables Side port memory

1. Disable (RS740/RS780)

0 : Enable (RS740/RS780)

RS740: pin DFT\_GPIO0

RS780: pin HSYNC

RX780: Not Applicable

## RX780/RS780: STRAP\_DEBUG\_BUS\_PCIE\_ENABLE

Enables Test debug bus

using PCIE bus

1. Disable (can be enabled

thru nbcfg register)

0 : Enable

RX780: pin DFT\_GPIO0

RS780: configurable thru register

setting only

RS740: Not supported

GIGABYTE™

Title

RS740 STRAP

Size

Document Number

Custom

GA-MA74GM-S2H

Rev

4.11

Date:

Friday, April 09, 2010


Sheet

13


of

33





PIN NAME	RS740	RX780	RS780	PIN NAME	RS740	RX780	RS780
VDDHT	NC	+1.1V	+1.1V	IOPLLVD0	+1.2V	NC	+1.1V
VDDHTRX	NC	+1.1V	+1.1V	AVDD	+3.3V	NC	+3.3V
VDDHTTX	+1.2V	+1.2V	+1.2V	AVDDDI	+1.8V	NC	+1.8V
VDDA18PCIE	NC	+1.8V	+1.8V	AVDDQ	+1.8V	NC	+1.8V
VDD18	+1.8V	+1.8V	+1.8V	PLLVD0	+1.2V	NC	+1.1V
VDD18_MEM	NC	NC	+1.8V	PLLVD018	+1.8V	NC	+1.8V
VDDPCIE	+1.2V	+1.1V	+1.1V	VDDA18PCIEPLL	+1.2V	+1.8V	+1.8V
VDDC	+1.2V	+1.1V	+1.1V	VDDA18HTPLL	+1.8V	+1.8V	+1.8V
VDD_MEM	+1.8V	NC	+1.8V(DDR2) +1.5V(DDR3)	VDDLTP18	+1.8V	NC	+1.8V
VDD03	+3.3V	NC	+3.3V	VDDLTP18	+1.8V	NC	+1.8V
IOPLLVD018	+1.8V	NC	+1.8V	VDDLTP33	+3.3V	NC	NC







- 
- U4**
- | Pin | Signal  | Pin | Signal           |
|-----|---------|-----|------------------|
| 1   | VDDHTT  | 51  | CPUK8_0T         |
| 5   | VDDREF  | 50  | CPUK8_0C         |
| 20  | VDDSRC  | 47  | CPUK8_1T         |
| 21  | VDDSRC  | 46  | CPUK8_1C         |
| 30  | VDDSB   |     |                  |
| 37  | VDDATIG |     |                  |
| 42  | VDD     | 41  | ATIG0T           |
| 45  | VDDA    | 40  | ATIG0C           |
| 49  | VDDCPU  | 39  | ATIG1T           |
| 9   | VDD48   | 38  | ATIG1C           |
|     |         | 35  | ATIG2T           |
|     |         | 34  | ATIG2C           |
| 6   | GNDREF  | 32  | SB_SRC0T         |
| 12  | GND48   | 31  | SB_SRC0C         |
| 19  | GNDSRC  | 28  | SB_SRC1T         |
| 22  | GNDSRC  | 27  | SB_SRC1C         |
| 29  | GNDDB   |     |                  |
| 33  | GNDATIG |     |                  |
| 36  | GND     | 26  | SRC0T            |
| 43  | GND     | 25  | SRC0C            |
| 44  | GND4    | 24  | SRC1T            |
| 48  | GNDCPU  | 23  | SRC1C            |
| 54  | GNDHIT  | 18  | SRC2T            |
|     |         | 17  | SRC2C            |
| 7   |         | 16  | SRC3T            |
| 8   |         | 15  | SRC3C            |
|     |         |     |                  |
|     |         | 56  | HTT0T/66M        |
|     |         | 55  | HTT0C/66M        |
|     |         |     |                  |
|     |         | 11  | 48Mz_0           |
|     |         | 10  | 48Mz_1           |
|     |         |     |                  |
|     |         | 4   | *PD#             |
|     |         | 3   | **SEL_HTT66/REF0 |
|     |         | 2   | REF1             |
|     |         | 1   | REF2             |
- 9LPRS482 / RTM880T-792**
- C9 22P/4/NPO/50V/J
- X1
- C10 22P/4/NPO/50V/J
- 14.318M/16p/20ppm/49US/40/D
- 8,17,30 SMBCLK
- 8,17,30 SMBDATA
- VCC3 R62 1K/4/1
- 52
- \*PD#
- 29,31 RESET
- R63 22/4
- R64 1K/4/1/X
- VCC3
- 53
- \*RESTORE#
- RTM880T-792 TSSOP56(10HL6-1A0880-30R)

	OSC_14M_NB
RS740	3.3V 33R serial
RX780	1.8V 82.5R/130R
RS780 (Single-ended)	1.1V 158R/90.9R

REF0/SEL_HTT66	HTT CLOCK
0	100.00 DIFFERENTIAL
1	66.66 SINGLE END

REF1/SEL_SATA	SRC6/SATA
0	100.00 DIFFERENTIAL SPREADING SRC CLOCK
1	100.00 NON-SPREADING DIFFERENTIAL SATA CLOCK



NB CLOCKS		RS740	RX780	RS780	
HT_REFCLKP	66M SE(SE)	100M DIFF		100M DIFF	
HT_REFCLKN	NC	100M DIFF		100M DIFF	
REFCLK_P	14M SE (3.3V)	14M SE (1.8V)	14M SE (1.1V)		100M DIFF
REFCLK_N	NC	NC	vref		100M DIFF
GFX_REFCLK*	100M DIFF	100M DIFF	100M DIFF		
GPP_REFCLK	NC	100M DIFF	100M DIFF(OUT)		
GPSPB_REFCLK	100M DIFF	100M DIFF	100M DIFF		

\* the GFX\_REFCLK input is required for all cases






SB\_HS/12SP2-030005-42R\_12SP2-030005-43R]



	LPC_CLK0	LPC_CLK1
<b>PULL HIGH</b>	IMC ENABLED	CLKGEN ENABLED
<b>PULL LOW</b>	IMC DISABLED	CLKGEN DISABLED
	AOD Extreme DEFAULT	DEFAULT




**NOT ADD ICT FOR RTCVDD PIN**




GIGABYTE™

Title			
ATI SB710 PCIE/PCI/CPU/LPC			
Size	Document Number	Rev	
Custom	GA-MA74GM-S2H	4.11	
Date:	Friday, April 09, 2010	Sheet	16 of 33














PDD10\_151 <-> PDD10\_151 23





PLACE SATA\_CAL RES VERY CLOSE TO BALL OF U600

NOTE:


R650 IS 1K 1% FOR 25MHz XTAL, 4.99K 1% FOR 100MHz INTERNAL CLOCK



















PCI SLOT 1,2
--------------






# PCIE-1G LAN




# USB LAN CONNECTOR


RTL8101E :L1+L10-->AVDD18+0.1U(BIOS DISABLE MDI-X FUNCTION)  
 1G :USB+LAN/1G/GO,Y/OS/RA/D/1  
 100M:USB+LAN/100/GO,Y/OS/RA/D/1









# USB LAN




















AZALIA CODEC **ALC892/ALC888B/ Colay**



	ALC892	ALC888B
CR22	X	X
CBC42	10uF/X5R	X
CR12	O	X
CR16	X	O








For ESD PROTECT DIODE




# LINE OUT FRONT OUT






22K is for some polar capacitor use only.

# LINE-IN






# MIC



BLUE LINE-IN  
GREEN LINE-OUT  
PINK MIC-IN







JP7 : LOW DUAL BIOS DISABLE(DX)  
HI DUAL BIOS ENABLE

Power On Strapping Options



	Symbol	value	Description
JP1	Flashseg1_EN	1	Disabled.
		0	Flash I/F Address Segment 1 (FFF8_0000h-FFFF_FFFFh, 000E_0000h-000F_FFFFh) is enabled
JP2	SerFlh_SO_SEL	1	FLH_SO2 is selected as the Serial Flash I/F SO pin.
		0	FLH_SO1 is selected as the Serial Flash I/F SO pin.
JP3	CHIP_SEL	--	Chip selection in configuration.
JP4	BUF_SEL	1	The output buffers of PCIRST1#, PCIRST2#, PCIRST3#, PCIRST4# and PCIRST5# are enhanced open-drain. It drives high about 10-20 ns when the signal transits from low to high, and then Hi-Z.
		0	The output buffers are push-pull.
JP5	FAN_CTL_SEL	1	The default value of EC Index 15h / 16h / 17h is 00h
		0	The default value of EC Index 15h / 16h / 17h is 40h
JP6	VID_ISEL	1	The threshold voltage of VID is 2.0 / 0.8V
		0	The threshold voltage of VID is 0.8 / 0.4V






# Hardware Monitor circuits







## SYSTEM FAN



## KB & USB




## CPU FAN







GIGABYTE			
Title			
FAN/HWMO, KB/USB			
Size	Document Number	Rev	
Custpm	GA-MA74GM-S2H	4.11	
Date:	Friday, April 09, 2010	Sheet	28 of 33





















# 5VDUAL




# 3VDUAL




$$1.25 \times (1 + 169/100) = 3.36V$$

$$1.25 \times (1 + 510/301) = 3.36V$$



$$0.6 \times (1 + 3K/1.43K) = 1.859V$$

DDR18V_OV1	DDR18V_OV2	DDR18V
L	X	1.90V
X	L	2.00V
L	L	2.10V



**GIGABYTE**

Title  
**DDRII POWER , VCC18**

Size Document Number  
Custm GA-MA74GM-S2H Rev  
Date: Friday, April 09, 2010 Sheet 33 of 33